BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//DESN - ECPv6.17.1//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:DESN
X-ORIGINAL-URL:https://desn.org.uk
X-WR-CALDESC:Events for DESN
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:Europe/London
BEGIN:DAYLIGHT
TZOFFSETFROM:+0000
TZOFFSETTO:+0100
TZNAME:BST
DTSTART:20230326T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0100
TZOFFSETTO:+0000
TZNAME:GMT
DTSTART:20231029T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0000
TZOFFSETTO:+0100
TZNAME:BST
DTSTART:20240331T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0100
TZOFFSETTO:+0000
TZNAME:GMT
DTSTART:20241027T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0000
TZOFFSETTO:+0100
TZNAME:BST
DTSTART:20250330T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0100
TZOFFSETTO:+0000
TZNAME:GMT
DTSTART:20251026T010000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=Europe/London:20240716T100000
DTEND;TZID=Europe/London:20240716T143000
DTSTAMP:20240715T091108Z
CREATED:20240618T133644Z
LAST-MODIFIED:20240715T091108Z
UID:19530-1721124000-1721140200@desn.org.uk
SUMMARY:FPGA Frontrunner: FPGA Technology and Methodology Roadmaps
DESCRIPTION:FPGA Frontrunner: FPGA Technology and Methodology Roadmaps\nThe FPGA Front runners is all about bringing together the FPGA & ASIC design communities to discuss all things FPGA\, to share knowledge\, find out what is going on and network with like minded people.\nThis event is hosted at a member site\, thus allowing us more space for networking. There will be a mini expo with members promoting their products and services to the group. A site tour will be arranged. \nWe are also inviting students from across the UK to the event\, to bring them closer to the community\, for them to understand about the world of FPGAs and meet our members who are actively seeking graduates. \nEveryone is welcome\, come along and get involved in what is becoming a vibrant community for FPGA & ASIC design engineers. \nRegisterSpeakers\nWe are happy to announce our speakers : \n\nFlemming Christensen\, Sundance\nHarald J Werner\, Efinix\nIan Pearson\, Microchip\nDirk Koch\, University of Manchester\nDavid Clift\, Aldec (FirstEDA)\n\nNote that when you sign up to this event you will be added to our TechWorks newsletter list. You can unsubscribe at any time. For more information please see the T&Cs below. \nHarald Werner\nEMEA Senior Sales Director and Managing Director\nEfinix Inc. \n28 years experience in the FPGA market in technical and Sales management position. 5 years at Actel as FAE\, 20 years in Technical and Sales management position at Lattice semiconductor\, 4 years in management position and managing director at Efinix GmbH \nIan Pearson\nPrinciple Embedded Solutions Engineer\nMicrochip Technology Inc. \nIan has held roles in MCU and MPU applications and also led the EU Wireless team for many years introducing Wi-Fi and Bluetooth into the embedded product lines. He has been involved with IoT since it’s inception and is an advocate of enhancing security in Connected Embedded Systems. To aid this he is active on several working groups in the IoT Security Foundation and has presented on security topics at several conferences. More recently he has returned to the FPGA space and supports Microchip clients on FPGA\, SoC and Security needs across multiple market segments.
URL:https://desn.org.uk/event/fpga-frontrunner-fpga-technology-and-methodology-roadmaps/
LOCATION:Microchip\, 720 Wharfedale Road\, Winnersh\, RG41 5TP
CATEGORIES:DESN Event
ATTACH;FMTTYPE=image/jpeg:https://desn.org.uk/wp-content/uploads/2024/06/FPGA-FRONTRUNNER.jpg
END:VEVENT
END:VCALENDAR